|
Model Name
|
SPATIUM M480 PCIe 4.0 NVMe M.2 HS
|
SPATIUM M480 PCIe 4.0 NVMe M.2 HS
|
SPATIUM M480 PCIe 4.0 NVMe M.2 HS
|
|
Capacity
|
500GB
|
1TB
|
2TB
|
|
Controller
|
PHISON E18
|
PHISON E18
|
PHISON E18
|
|
Flash Memory
|
3D NAND
|
3D NAND
|
3D NAND
|
|
DRAM Cache
|
512MB DDR4
|
1GB DDR4
|
2GB DDR4
|
|
Form Factor
|
M.2 2280
|
M.2 2280
|
M.2 2280
|
|
Interface
|
PCIe Gen4x4, NVMe 1.4
|
PCIe Gen4x4, NVMe 1.4
|
PCIe Gen4x4, NVMe 1.4
|
|
Compatibility
|
PCIe Gen4 / Gen3 / Gen2 / Gen1
|
PCIe Gen4 / Gen3 / Gen2 / Gen1
|
PCIe Gen4 / Gen3 / Gen2 / Gen1
|
|
Dimensions
|
80.00mm (L) x 22.00mm (W) x 2.15mm (H) (w/o heatsink)<br />
80.40mm (L) x 23.00mm (W) x 20.40mm (H) (w/ heatsink)
|
80.00mm (L) x 22.00mm (W) x 2.15mm (H) (w/o heatsink)<br />
80.40mm (L) x 23.00mm (W) x 20.40mm (H) (w/ heatsink)
|
80.00mm (L) x 22.00mm (W) x 2.15mm (H) (w/o heatsink)<br />
80.40mm (L) x 23.00mm (W) x 20.40mm (H) (w/ heatsink)
|
|
Sequential Read up to (MB/s)
|
6500
|
7000
|
7000
|
|
Sequential Write up to (MB/s)
|
2850
|
5500
|
6800
|
|
Random Read 4KB up to (IOPS)
|
170,000
|
350,000
|
650,000
|
|
Random Write 4KB up to (IOPS)
|
600,000
|
700,000
|
700,000
|
|
Maximum Operating Power (W)
|
6.0
|
6.6
|
8.2
|
|
Idle Power PS3 (mW)
|
10
|
14
|
22
|
|
Low Power L1.2 (mW)
|
3
|
3
|
3
|
|
Operating Temperatures
|
0°C – 70°C
|
0°C – 70°C
|
0°C – 70°C
|
|
Storage Temperatures
|
-40°C – 85°C
|
-40°C – 85°C
|
-40°C – 85°C
|
|
Terabytes Written (TBW)
|
350
|
700
|
1400
|
|
Mean Time Between Failure (MTBF)
|
Up to 1,600,000 Hours
|
Up to 1,600,000 Hours
|
Up to 1,600,000 Hours
|
|
Limited Warranty
|
5 Years, or the coverage for the maximum TBW as stated, whichever comes first.
|
5 Years, or the coverage for the maximum TBW as stated, whichever comes first.
|
5 Years, or the coverage for the maximum TBW as stated, whichever comes first.
|
|
Advanced Features
|
TRIM (Performance Optimization, OS support required) <br />
SMART (Self-Monitoring, Analysis and Reporting Technology) <br />
LDPC (Low Density Parity Check) ECC Algorithm <br />
End to End Data Path Protection <br />
APST (Autonomous Power State Transition) <br />
AES256/TCG OPAL2.0/Pyrite (Encryption, Data Security)
|
TRIM (Performance Optimization, OS support required) <br />
SMART (Self-Monitoring, Analysis and Reporting Technology) <br />
LDPC (Low Density Parity Check) ECC Algorithm <br />
End to End Data Path Protection <br />
APST (Autonomous Power State Transition) <br />
AES256/TCG OPAL2.0/Pyrite (Encryption, Data Security)
|
TRIM (Performance Optimization, OS support required) <br />
SMART (Self-Monitoring, Analysis and Reporting Technology) <br />
LDPC (Low Density Parity Check) ECC Algorithm <br />
End to End Data Path Protection <br />
APST (Autonomous Power State Transition) <br />
AES256/TCG OPAL2.0/Pyrite (Encryption, Data Security)
|
